模拟集成电路设计： 高性能时钟产生及频率综合电路研发；高性能时间域电路研发
- 390–640MHz tunable oscillator based on phase interpolation with −120dBc/Hz in-:2015 IEEE Custom Integrated Circuits Conference (CICC)
- Clock Generator IP design in 180 nm CMOS Technology:Analog Integrated Circuits and Signal Processing
- A Low Noise Sub-Gigahertz Fractional-N Frequency Generator with Cascaded FIR:Journal of Circuits, Systems and Computers
- Xu Meng，Chun-Huat Heng,Fujiang Lin,Lianhong Zhou，A Low-Noise Digital-to-Frequency Converter Based on Injection-Locked Ring Oscill:IEEE Transactions on Very Large Scale Integration Systems
暂无内容
暂无内容