孟煦  (副教授)

硕士生导师

出生日期:1989-01-10

电子邮箱:

所在单位:集成电路系

学历:博士研究生毕业

办公地点:翡翠湖校区科技楼A1911

性别:男

联系方式:xmen@hfut.edu.cn

学位:博士学位

在职信息:在职

毕业院校:中国科学技术大学

   
当前位置: 中文主页 >> 科学研究 >> 论文成果

A Low Noise Sub-Gigahertz Fractional-N Frequency Generator with Cascaded FIR

点击次数:

发表刊物:Journal of Circuits, Systems and Computers

关键字:Fractional-NFIRinjection-lockedclock generatorin-band noisecascaded PLL

摘要:This paper proposes a low sub-gigahertz frequency generator with fine frequency resolution. An injection-locked ring oscillator (ILRO) is firstly adopted to obtain multiphase output at integer multiple times crystal oscillator (XO) frequency. Following that, a multiplexer (MUX) selects the output phase according to the output of a delta-sigma modulator (ΔΣM) to achieve high frequency, low in-band noise fractional output. A hybrid type finite impulse response (FIR) filter, which is composed of some MUXs, flip-flops (FFs), digitally-controlled delay units (DCDUs), and a linear multiphase combiner (MPC), is employed in cascading to suppress the quantization noise (Q-noise) at high-frequency offset. An auto-calibration scheme for calibrating the DCDU’s delay has been proposed as well. Simulated in 65nm CMOS, the proposed fractional-N frequency generator exhibits a phase noise performance that is well below −118dBc/Hz from 100kHz to 100MHz offset. The simulation also shows that the power consumption and die area is 10.6mW and 0.3mm2, respectively, with the FIR filter consuming 4.3mW and 0.041mm2.

是否译文:

上一条: Clock Generator IP design in 180 nm CMOS Technology

下一条: A Low-Noise Digital-to-Frequency Converter Based on Injection-Locked Ring Oscillator and Rotated Phase Selection for Fractional-N Frequency Synthesis