[5] Z. J. Su, Z. H. Xuan, J. Liu, Y. Kang, C.-S. Liu, and C.-J. Zuo, “Sub-femto-Joule energy consumption memory device based on van der Waals heterostructure for in-memory computing,” Chip, vol. 1, Jun. 28, 2022. (第一作者，JCR Q1，IF 7.1);
Pre One:[4] Z. J. Su, H. X. Cheng, X. Y. Sun, H. D. Sun, and C. J. Zuo, “High-performance floating gate heterostructure with WSe₂-MoS₂ diode channel for neural synapse,” IEEE Electron Device Letters, vol. 44, May 22, 2023. (第一作者，SCI2区，IF 4.5);
Next One:[6] Z. J. Su, Y. Ying, X. X. Song, Z. Z. Zhang, Q. H. Zhang, G. Cao, H. O. Li, G. C. Guo, and G. P. Guo, “Tunable parametric amplification of a graphene nanomechanical resonator in the nonlinear regime,” Nanotechnology, vol. 32, Jan. 25, 2021. (第一作者，SCI4区 Top，IF 2.8);
